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Abstract—This paper provides the initial threshold to building 
of more complex system having reversible sequential circuits as 
a primitive component and which can execute more 
complicated operations using quantum computers. The 
reversible circuits form the basic building block of quantum 
computers as all quantum operations are reversible. The 
important reversible gates used for reversible logic synthesis 
are Feynman Gate, New Gate and Fredkin gate. The novelty of 
the paper is the reversible designs of Flip Flops. The Flip Flops 
that are synthesized using reversible logic are RS Flip Flop, JK 
Flip Flop, D Flip Flop, T Flip Flop and Master Slave Flip Flop. 
I. INTRODUCTION  
Researchers like Landauer have shown that for 
irreversible logic computations, each bit of information lost, 
generates   kTln2 joules of heat energy, where k is 
Boltzmann’s constant and T the absolute temperature at 
which computation is performed [1]. Bennett showed that 
kTln2 energy dissipation would not occur, if a computation 
is carried out in a reversible way [2], since the amount of 
energy dissipated in a system bears a direct relationship to 
the number of bits erased during computation. Reversible 
circuits are those circuits that do not lose information and 
reversible computation in a system can be performed only 
when the system comprises of reversible gates. These 
circuits can generate unique output vector from each input 
vector, and vice versa, that is, there is a one-to-one mapping 
between input and output vectors.   Thus, an NXN reversible 
gate can be represented as                              
Iv=(I1,I2,I3,I4,……………………IN)                        
Ov=(O1,O2,O3,………………….ON).                           
Where Iv and Ov represent the input and output vectors 
respectively. Classical logic gates are irreversible since input 
vector states cannot be uniquely reconstructed from the 
output vector states. There are a number of existing 
reversible gates such as Fredkin gate [3,4,5], Toffoli Gate 
(TG) [3, 4] and the  New Gate (NG) [6].   
 As the Moore’s law continues to hold, the processing 
power doubles every 18 months. The current irreversible 
technologies will dissipate a lot of heat and can   reduce the 
life of the circuit. The reversible logic operations do not 
erase (lose) information and dissipate very less heat.  Thus, 
reversible logic is likely to be in demand in high speed 
power aware circuits. Reversible circuits are of high interest 
in low-power CMOS design, optical computing, 
nanotechnology and quantum computing.  
        The most prominent application of reversible logic lies 
in quantum computers [7]. A quantum computer will be 
viewed as a quantum network (or a family of quantum 
networks) composed of quantum logic gates; each gate 
performing an elementary unitary operation on one, two or 
more two–state quantum systems called qubits. Each qubit 
represents an elementary unit of information; corresponding 
to the classical bit values 0 and 1. Any unitary operation is 
reversible and hence quantum networks effecting 
elementary arithmetic operations such as addition, 
multiplication and exponentiation cannot be directly 
deduced from their classical Boolean counterparts (classical 
logic gates such as AND or OR are clearly 
irreversible).Thus, quantum arithmetic must be built from 
reversible logical components [7]. 
 
     The synthesis of reversible logic differs significantly 
from traditional irreversible logic synthesis approaches as 
fan-outs are not permitted in the reversible logic synthesis. 
Outputs from one gate are used as inputs to the next gate 
without fan-out of more than one. This results in a high 
degree of interdependence among gates. Furthermore, 
reversible logic synthesis of sequential logic differs from 
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combinational logic in that the output of the logic device is 
dependent not only on the present inputs to the device, but 
also on past inputs; i.e., the output of a sequential logic 
device depends on its present internal state and the present 
inputs. The design of complex system will require 
sequential circuits based on Flip Flops. This paper provides 
the initial threshold to building of more complex system 
having sequential circuits and which can execute more 
complicated operations using quantum computers. The 
reversible circuits form the basic building block of quantum 
computers as all quantum operations are reversible. The 
important reversible gates used for reversible logic synthesis 
are Feynman Gate, New Gate and Fredkin gate. The novelty 
of the paper is the reversible logic synthesis of Flip Flops. 
To the best of our knowledge and the survey of literature, 
this is the first work in this area. The Flip Flops that are 
synthesized using reversible logic are RS Flip Flop, JK Flip 
Flop, D Flip Flop, T Flip Flop and Master Slave Flip Flop. 
Thus all the pulse as well as edge triggered Flip Flops are 
synthesized using reversible logic. The circuits are highly 
optimized in terms of number of gates and garbage outputs. 
The modularization approach i.e synthesizing small circuits 
and thereafter using them to construct bigger circuits is used 
for designing the optimal reversible Flip Flops. 
 
II. REVERSIBLE EQVIVALENT GATES USED FOR 
DESIGNING SEQUENTIAL CIRCUITS 
In order to design the sequential circuits,   the conventional 
logic gates are appropriately designed from the reversible 
gates.  The reversible gates used to design the conventional 
logic are so chosen to minimize the number of reversible 
gates used and garbage outputs produced.  Figure 1 shows 
the design of   AND function using Fredkin gate.   Figure 2 
and Figure 3 shows the design of NAND and NOR function 
using New Gate respectively.  Feynman Gates[8] can be 
used for copying the outputs and to avoid the fan out 
problem in reversible logic.  In the Feynman gate, there are 
exactly two outputs corresponding to the inputs and a ‘0’ in 
the second input will copy the first input to both the outputs 
of that gate. Hence it can be concluded that Feynman gate is 
the most suitable gate for single copy of bit since it does not 
produces any garbage output.  Figure 4 and Figure 5 shows 
the Feynman gate as copying output and NOT function 
respectively. 
 
Figure 1.  Fredkin  Gate  as  AND Gate 
 
Figure 2.  New  Gate As  NAND Gate 
 
Figure 3.  New  Gate As NOR Gate 
 
Figure 4.  Feynman   Gate As Copying  Output 
 
Figure 5.  Feynman   Gate As  Not Gate   
III. RS  FLIP FLOP 
The clocked RS flip flop consists of a neither basic NOR 
flip flop and two AND gates. Figure 6 shows the RS flip 
flop   designed from conventional irreversible gates.   Figure 
7 shows the RS flip flop designed from the reversible 
equivalent gates. 
 
  
Figure 6.  Conventional  RS Flip Flop 
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Figure 7.  Proposed Reversible RS Flip Flop 
The proposed circuit of the flip flop is evaluated in terms of 
number of reversible gates used and garbage outputs 
produced. Table-I shows the evaluation of the proposed RS 
flip flop. 
 
 
TABLE I.  EVALUATION OF THE PROPOSED  RS FLIP FLOP 
  No of 
gates 
Garbage 
Outputs 
Proposed 
Circuit 
6 8 
Existing 
One 
None in 
literature 
None in 
Literature 
 
 
IV. D  FLIP FLOP 
The D flip flop is a modification of the clocked RS flip flop.   
In the D flip flop, the D input goes directly to the S input 
and its complement is applied as an R input. Figure 8 shows 
the D flip flop designed from irreversible gates. Figure 9 
shows the D flip flop designed from the reversible 
equivalent gates. 
 
      
 
Figure 8.  Conventional  D Flip Flop 
 
Figure 9.  Proposed Reversible D Flip Flop 
The proposed circuit of the flip flop is evaluated in terms of 
number of reversible gates used and garbage outputs 
produced.  Table-II shows the evaluation of the proposed D 
flip flop. 
 
TABLE II.  EVALUATION OF THE PROPOSED  D FLIP FLOP 
  No of gates Garbage 
Outputs 
Proposed 
Circuit 
7 8 
Existing 
One 
None in 
literature 
None in 
Literature 
 
V. JK  FLIP  FLOP 
A  JK flip flop can be considered as a refinement of the RS 
flip flop since the indeterminate state of the RS type is 
defined in the JK type. The JK flip flop switches to its 
complement state, when inputs are applied to both J and K 
simultaneously. Figure 10 shows the JK flip flop   designed 
from conventional irreversible gates.  Figure 11 shows the 
JK flip flop designed from the reversible equivalent gates. 
 
Figure 10.  Conventional  JK Flip Flop 
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Figure 11.  Proposed Reversible JK Flip Flop 
The proposed circuit of the flip flop is evaluated in terms of 
number of reversible gates used and garbage output 
produced.  Table-III shows the evaluation of the proposed 
JK flip flop. 
 
TABLE III.  EVALUATION OF THE PROPOSED  JK FLIP FLOP 
 
  No of gates Garbage 
Outputs 
Proposed 
Circuit 
10 12 
Existing One None in 
literature 
None in 
Literature 
 
VI. T FLIP FLOP 
The T(Toggle) flip-flop is obtained from the JK type if both 
inputs are tied together and are passed the same input signal. 
Figure 12 shows the T flip flop designed from conventional 
irreversible gates.  Figure 13 shows the T flip flop designed 
from the reversible equivalent gates. Table-IV shows the 
evaluation of the proposed T flip flop. 
 
  
 
Figure 12.  Conventional T Flip Flop 
 
Figure 13.  Proposed Reversible T  Flip Flop 
TABLE IV.  EVALUATION OF THE PROPOSED  T  FLIP FLOP 
  No of 
gates 
Garbage 
Outputs 
Proposed 
Circuit 
10 12 
Existing 
One 
None in 
literature 
None in 
Literature 
 
 
VII. MASTER SLAVE  FLIP FLOP 
A master–slave flip flop is constructed from two separate 
flip-flops in which one circuit serves as a master and the 
other as a slave.  Figure 14 shows the conventional   master 
slave JK flip-flop constructed with   NAND gates. Figure 15 
shows the T flip flop designed from the reversible 
equivalent gates. Table-V shows the evaluation of the 
proposed Master Slave flip flop. 
 
  
 
 
 
Figure 14.  Conventional  Master Slave JK Flip Flop 
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Figure 15.  Proposed Reversible Master Slave JK  Flip Flop 
TABLE V.  EVALUATION OF THE PROPOSED    FLIP FLOP 
 No of 
gates 
Garbage 
Outputs 
Proposed 
Circuit 
18 21 
Existing 
One 
None in 
literature 
None in 
Literature 
 
VIII. CONCLSUIONS 
Novel Reversible Flip Flops are designed using   Feynman 
Gate, New gate and Fredkin Gate. The designed FFs are 
highly optimized in terms of number of reversible gates and 
garbage outputs. Modularization approach has been used to 
design the reversible flip flops. Fan out problem is avoided 
by using Feynman gate for copying the output.  Some of the 
works that is in progress are  coming out with a new 
reversible gate specially designed for performing sequential 
operations, designing of complex sequential circuits using 
the proposed designs and building of the proposed 
reversible flip flops by using technologies such as 
o CMOS, in particular adiabatic CMOS 
o Optical, thermodynamic technology 
o Nanotechnology & DNA technology. 
Some of the other enhancements to this work are 
introducing online testability feature in reversible designs of 
sequential circuits [9] and reversible logic synthesis of 
sequential circuits using Fredkin gate [10]. 
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